To extract subcircuits from a large circuit netlist is an important task that contributes a lot in many fields of computer aided design. In this paper, a novel subcircuit extraction algorithm -DECIDE, based on a recursive graph identification scheme as well as a fast graph construction approach is presented. Cooperating with a proper weighting function that assigns a weighting value to each node, the number of nodes needed to be recognized decreases such that the required run time is reduced significantly. In addition, the proposed algorithm is technology independent and can be applied to handle circuits of any design style.
INTRODUCTION
The problem to extract a subcircuit from a large netlist has arisen with the great progress of VLSI design. It can be simply expressed with the example as shown in Fig. 1, which shows a 2-input NAND gate serves as the subcircuit (or pattern circuit) and a larger netlist as the target circuit. The task is to identify that M4, M5, M6 and M7 in target circuit compose a circuit isomorphic with the given subcircuit.
Unlike usual circuit comparison problem, subcircuit identification is of more difficulty. This paper presents a subgraph isomorphism algorithm, named DECIDE, to solve the fundamental CAD problem. No needs of prepartitioning[ 1] [2] [3] and other pre-processing setup work, DECIDE adopts a recursive scheme to achieve identification operation and a good weighting function is used to reduce the operation number. Also, an elaborate graph construction approach is utilized such that necessary node information can be accessed very quickly. An excellent performance, including very short run time and few memory usage, is shown in our experiments.
Given a circuit netlist, we can always model it as an undirected graph. Again taking a 2-input NAND gate as an example, as shown in Fig. 2 , two P-type MOSFETs, two Ntype MOSFETs and six nets(inc1uding primary inputloutput and power nets) can be mapped into device nodes (in square) and net nodes(in circle) of an graph respectively. A circuit graph mainly consists of these two kinds of nodes. Via graph modeling, the problem of subcircuit extraction could be transformed into the subgraph isomorphism problem, which is defined as: "given a subcircuit graph S and another larger graph 7, to$nd all the subgraphs of 7 which are identijied with S". A wide variety of applications, such as VLSI testing, layout versus schematic (LVS) check, circuit partitioning and so on, benefit from this work. Although known to be NP-complete, many approaches [ 11-[6] have 0-7803-6685-9/01/$10.0002001 IEEE been proposed to solve the subgraph isomorphism problem because of its importance.
In the experiments, input and output entries are both circuit netlists described injattened CDL format, a common text format in the industry used to describe circuits. CDL format, similar to HSPICE, defines various syntax to describe a design, but only one of them is concerned here because many others p e specified to facilitate describing the hierarchy of a circuit. Since the hierarchy structure of a circuit doesn't exist in our problem, those syntax won't be applied here and thus the CDL description used in the problem is said to be flattened. The only syntax concerned is as follows:
Mxx d g s b model
(1) which defines a MOSFET and specifies its node connections where xx defines the name of the device, d specifies the drain node name, g specifies the gate, s specifies the source, b specifies the bulk and model is the device type name(such as N or P-type). Fig. 3 shows an example where a 2-input NAND gate named nand2 as subcircuit and the target circuit named target. Output should show that M4, M5, M6 and M7 compose the subcircuit.
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Figure 1: Example of a 2-input NAND gate included in a target circuit
ALGORITHM
The proposed algorithm contains three primary phases: circuit setup, candidate-set generation and identijication operation in execution ordering respectively. We will describe them in detail next:
Circuit Setup
In this step all the useful information of pattern circuit and target circuit from the CDL descriptions of them are collected to speedup and facilitates the identification operation. This step is divided into two passes, which are:
V-49 1 During Passl, the target is to calculate the total amount of nodes(inc1uding net, device and terminal nodes), named nnodes, and get a sorted array that is composed of the hash value of all nodes. The simplest way to census the amount of nodes is using a stack. Once a node name is got from CDL description, it's checked whether the node has already existed in the stack. If yes, this node is skipped, else it will be pushed into the stack. After processing all nodes in the file, max-indexed number of the stack is the total amount of nodes. But this method is inefficient. In order to speedup the process of Passl, a hash scheme is proposed. A dynamic set-associative hash space is constructed by a linked list as shown in Fig. 4 , and a hash function is used to translate a node name into an integer number. This translated integer number is regarded as the index of each node in the hash space. This approach will not only drastically reduce the computing power of searching undiscovered node in a circuit, but also transfer text comparison of node names to integer comparison of hash values. The later factor also improves the efficiency. Finally, all hash values will be gathered from the dynamic set-associative hash space into an array and this array will be sorted in descendent order.
In Pass2, an array that has exact nnodes elements is allocated to store the connection status and circuit information for all nodes as shown in Fig. 5 . We define the order of a single node in the array as its serial number. Consequently if a node name is known, it is easy and efficient to access its information by calculate its hash value. Furthermore, we read the CDL files from A to Z in the line-by-line fashion.
Once we read a line, such as M1 A B C vdd p the serial number of node B will be added to Ml's gate neighbor list, and the serial numbers of node A, C will be added to Ml's drainhource neighbor list. Similarly, the serial number of node M1 is added to node B's gate neighbor tion.
information and describe the contour of this circuit. list and node A's and node C's drainlsource neighbor list. It is worthy to take notice of that a universal data structure is adopted for both net nodes and device nodes. Following the above process, the graph of the circuit is constructed. We can access the whole circuit recursively by take the information of an arbitrary node and its neighbor nodes and the neighbor nodes of its neighbor nodes and so on. One needs to understand that the universal data structure has (3 significant impact in our algorithm -not only affects the representation and construction of the circuit graph, but also affects the way we recognize subcircuits.
Identification Operation
Originally in the proposed algorithm, identification operation follows candidate-set generation. But to explain with the relation between cause and effect, identification operation is arranged to be described first and candidate-set generation left in next section.
Identification operation in DECIDE needs no setup works like pre-partitioning [3] . Instead, it adopts a recursive function like the widely-adopted breath-first graph traversal scheme, but with more flexibility. To recognize that a selected subgraph of target circuit graph is identified with thrpattern circuit graph, the pattern circuit graph must be traversed entirely. If each node of the pattern circuit graph has exactly one corresponding node in the selected subgraph, then they are said to be identified. To achieve this, one node (named "start-node") in the pattern circuit graph and one node (named "current-node") in the target circuit graph are first picked out to serve as the input entries of the identification function. The two nodes are said to be level-0 and thus denoted as so and co respectively. Before traversing next node, the two nodes should be checked whether their features as follows, neighbors of c" are visited or (4)the sn has ever visited and was labeled as psudo-identified. The fourth terminate condition implies that a loop of the circuit happens. Assume that sn was ever labeled as psudo-identified when it was selected as sm with m < n, whether c" equals cm should be checked to inspect the consistency-loop happen in both traversing of subcircuit graph and target circuit graph. Fig. 1 and TABLE. 1 give an example of the identification. The recognition steps and the corresponding input entries are listed in the table where in the comment column, "node type fail" means the two nodes are of different types(one is a device and the other is a net), "neighbor size fail" means the target circuit node is of less neighbors than the subcircuit node and "Type fail" means device type is different(one is P-type and the other is N-type). The example shows that although node M5 and F are initially picked as CO, once the matching are determined to be fail, recognition for their neighbors can be ignored and hence a lot of time is saved. One of the most important difference between DECIDE and [l] is that DECIDE takes advantage of branch-andbound: once S" and c" are determined as not identified, DECIDE will not further apply all their neighbors to the recursive function and the recursion will be terminated. The heuristic makes the complexity of program execution lower.
In general, it lowers from O ( N ) to O(log(N)).
Candidate-set Generation
Recursively recognizing two circuit graphs is an efficient approach and is easy to be implemented via programming languages. However, it's time-consuming and infeasible to recognize every node of the target graph with start-node of pattern graph. Obviously there must be some nodes which are not possibly identified with start-node of pattern graph could be eliminated before identification such that the number of identification operations can be reduced. Only the nodes not be phased out, forming the so-called candidate set, are to be checked. For example, in Fig. 1 , node F would not be identified with output node 2 of a 2-input NAND gate. And it could be filtered out by some methods.
We conclude the following rules to filter out those nodes:
(1) Node Type
If the node types of so and CO are different, then they must not be identified. For example, assuming that the primary output of a 2-input NAND gate(serving as the pattern circuit) is selected as the start-node so, all the device nodes of target graph couldn't be CO since so is a net node. Further assuming two CMOS circuits are to be recognized, if so is a P-type device node, all N-type device nodes of target circuit graph could be eliminated. In another word, in the beginning, those nodes with different nodeldevice types from that of start-node could be phase out.
(2) Neighborhood Size
Let's begin with a simple example. Assuming that start node so has three PMOS and 2 NMOS directly connect to it. Intuitively, if a node 2 in the target circuit graph has less than three PMOS or two NMOS directly connect to it, then so and 2 are impossible to be identified. We can thus generalize the concept: those nodes whose sizes of neighborhood are smaller than that of the start-node will definitely not be identilied with start-node. Neighborhood size of a node here is of a flexible definition: it may be the number of nodes that are directly connected to a node, or the number of nodes that are apart no more than a certain number of nodes from the node. For example in Fig. 2 node Z has one NMOS and two PMOS as level-1, and level-2 neighborhood size is two NMOS and two PMOS respectively.
A numerical representation of neighborhood size could be utilized to facilitate the calculation. A weighting function, which assigns a weighting value to each node, was ever adopted for identification operation[ I] [2] , and instead is proposed here to be the numerical approach that helps phase out those "useless" nodes and forms the candidate set. Through recognizing weighting values, those which are not possibly identified with start-node could be distinguished and then eliminated beforehand.
The weighting function is set as:
where n is the iteration number, C p~o s and C N M O~ represent number of PMOS and NMOS neighbors respectively while C p and CN are the scalar factor for PMOS and NMOS counts respectively. Several iterations of calculation could be taken to collect more information of a node. The weighting function is similar to the chromosome labeling in [2] and partitioning operation in [ 1 ], while the labeling scheme in those two algorithms is adopted for identification and in DECIDE, it's for eliminating useless nodes. w;; =
ANALYSIS
From the previous sections, because of the usage of candidate-set, the computational time will strongly depend v-493 on the size of pattern circuit and the number of candidates. Without loss of generality, we make two assumptions: (1)assume the average of traversal steps from start node to terminal nodes or VDD/GND is L (2)assume that each node, including net nodes, has three neighbor nodes, because a MOSFET device has three terminal nodes. Based on above conditions, the computation time of the algorithm can be expressed as: O ( N , . 3 N p ) . Nevertheless, branch-and-bound On the other hand, about the memory usage analysis, because the universal data structure is adopted, the memory allocation of every node is identical. The memory usage is just positively in proportion to the amount of the nodes (including net and device nodes Fig. 7 shows the comparison between identification time of DECIDE and Zong's[3] . Since our platform is SUN SuperSparc 40MHz while Zong's is SUN-490 25MHz, we normalize the identification time with a scalar factor, ratio of 
CONCLUSION
A novel algorithm to achieve subgraph isomorphism is proposed in this paper.It presents an excellent performarce through (1) due to the branch-and-bound of the rucursive operation. Besides, it's remarkable that the proposed algorithm can be zipplied to circuits of any design style and technology.
